

# N32G033xx

# Product Brief

N32G033 series based on Arm® Cortex®-M0, run up to 64MHz, supports zero wait FLASH instruction execution, up to 64KB embedded Flash, 6KB SRAM, integrated analog interface, 1x12bit 1Msps ADC, 3x differential rail to rail operational amplifiers, 1x high-speed comparator, 1x NTC, 4x complementary electronic control TIM, integrated 3x UART, 2x I2C, 2x SPI communication interfaces, 1x 3-channel DMA.

## Key features

- **Core**
  - A 32-bit general-purpose microcontroller based on the Arm® Cortex®-M0 core, Single-cycle hardware multiply instruction
  - Run up to 64MHz
- **Encrypted memory**
  - Up to 64KByte embedded Flash memory, data 100,000 cycling and 10 years of data retention
  - SRAM of 6KB, STOP modes can be configured as retention
- **Low-power management**
  - Run mode: all peripherals configurable
  - STOP mode: TIM6, IWDG, UART3, COMP configurable operation, SRAM retention, all IO retention
- **Clock**
  - HIS\_64M: Internal high-speed RC OSC 64MHz
  - LSI: Internal low-speed RC OSC 32KHz
  - MCO: Support 1-way clock output, configurable SYSCLK, HSI, and LSI clock output.
- **Reset**
  - Support power-on/power-off/external pin reset
  - Support watchdog reset, Support software reset
- **Communication interface**
  - 3xUART, Supports asynchronous mode, multiprocessor communication mode, single-wire half-duplex mode, hardware 485 mode
  - 2xSPI, up to 16 MHz
  - 2xI2C, up to 1 MHz, configurable master/slave mode
- **1xDMA, 3-channel, channel source address and destination address can be arbitrarily configurable**
- **Accelerator**
  - Supports 32-bit signed/unsigned dividers
  - Supports 32-bit unsigned root opening
- **Analog interface**
  - 1x12bit 1Msps ADC, up to 11 external single-ended input channels

- 3 rail to rail differential operational amplifiers, built-in bias 1.8V, 1/2 VDDA, 1/4 VDDA, built-in maximum 32x programmable gain amplifier
- 1 high-speed analog comparator with built-in 256 level adjustable comparison benchmark
- Support internal NTC
- Internal independent reference voltage reference source
- Internal integrated voltage inspection unit
- **Supports up to 29 GPIOs that support reuse functionality**
- **Timer counter**
  - 1x16-bit advanced timer counters, support input capture, complementary output, each timer support 7 independent channels. 4 channels support 8 complementary PWM outputs
  - 1x16-bit general purpose timer counters, 4 independent channels, supports input capture/output compare/PWM output
  - 1x32-bit general purpose timer counters, 3 independent channels, supports input capture/output compare/PWM output
  - 1x32-bit basic timer counters.
  - 1x24-bit SysTick
  - 1x14-bit Independent watchdog (IWDG)
- **Programming mode**
  - Support SWD online debugging interface
  - Support UART Bootloader
- **Security features**
  - Support write protection(WRP)
  - Support multiple read protection(RDP) levels (L0/L1/L2)
- **96-bit UID and 128-bit UCID**
- **Working conditions**
  - Operating voltage Range: 2.0V~5.5V
  - Operating Temperature Range: -40°C~105°C
- **Package**
  - QFN32(5 x 5mm)
  - QFN32 (4 x 4mm)
  - LQFP32
  - QFN20
  - UFQFPN20
  - TSSOP20

# 1 Ordering Information




Table 1-1 N32G033 series ordering code information

Order Code <sup>(1)</sup>	Package	Package Size	Packaging <sup>(2)</sup>	SPQ <sup>(3)</sup>	temperature range
N32G033K8L7	LQFP32	7mm * 7mm	Tray	250	-40°C~105°C
N32G033K8Q7	QFN32	5mm * 5mm	Tray	490	-40°C~105°C
			Reel	2500	
N32G033K8Q7-1	QFN32	4mm * 4mm	Tray	490	-40°C~105°C
N32G033F8Q7	QFN20	3mm * 3mm	Tray	490	-40°C~105°C
			Reel	5000	
N32G033F8S7	TSSOP20	6.5mm * 4.4mm	Reel	3500	-40°C~105°C
N32G033F8U7	UFQFPN20	3mm * 3mm	Tray	490	-40°C~105°C
			Reel	5000	

- For the latest detailed ordering information, please refer to the selection manual.
- This packaging is the basic packaging. If you have any other requirements, please contact National Technology
- Minimum packaging quantity

## 2 Product Model Resource Configuration


Table 2-1 N32G033 series resource configuration

Part Number		N32G033K8	N32G033K8Q	N32G033K8Q	N32G033F8	N32G033F8S	N32G033F8
		L7	7	7-1	Q7	7	U7
Flash (KB)		64	64	64	64	64	64
SRAM (KB)		6	6	6	6	6	6
CPU frequency		ARM Cortex-M0 @64MHz					
Working environment		2.0~5.5V/-40~105°C					
Timer	Advanced	1					
	16 bit General	1					
	32 bit General	1					
	Basic	1					
Communication interface	SPI	2					
	I2C	2					
	UART	3					
GPIO		27	29	29	19	17	17
DMA		1x 3 Channel					
12bit ADC		1x 10Channel	1x 11Channel	1x 11Channel	1x 9Channel	1x 9Channel	1x 7Channel
COMP		1					
OPA		3	3	3	2	1	1
Security protection		Read/write protection(RDP/WRP)					
Package		LQFP32	QFN32(5x5mm)	QFN32(4x4mm)	QFN20	TSSOP20	UFQFPN20


### 3 Package

#### 3.1 LQFP32

##### 3.1.1 LQFP32 pinouts




### 3.1.2 LQFP32 Package Size




## 3.2 QFN32


### 3.2.1 QFN32 pinouts



### 3.2.2 QFN32 (5x5mm) Package Size




### 3.2.3 QFN32 (4x4mm) Package Size




### 3.3 QFN20

#### 3.3.1 QFN20 pinouts




### 3.3.2 QFN20 Package Size



### 3.4 UFQFPN20

#### 3.4.1 UFQFPN20 pinouts




NOTES


- 1.REFER TO JEDEC MO-220;
- 2.COPPLANARITY APPLIES TO LEADS, CORNER LEADS AND DIE ATTACH PAD;
- 3.BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES OF JOCT PRESCRIBING;
- 4.FINISH: Cu/EP • Sh8~20s

## 3.5 TSSOP20

### 3.5.1 TSSOP20 pinouts



### 3.5.2 UFQFPN20 Package Size



## 4 Version history

Date	Version	Modify
V0.1.0	2025.8.21	Initial version

## 5 Notice

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.