

N32H765

Product Brief

The N32H765 series uses an ARM Cortex-M7 core, with a maximum operating frequency of 600MHz, supporting double-precision floating point calculations and DSP instructions. It features (2/4MB) on-chip FLASH, integrates up to 1504KB of SRAM (including 1024KB TCM SRAM and 480KB SRAM) + 4KB Backup SRAM. It includes 3 12-bit 5Msps ADCs, 4 high-speed comparators, 6 12-bit DACs, and integrates multiple high-speed U(S)ART, I2C, xSPI, SPI, USBFS Dual Role, USBHS Dual Role, CAN-FD, SDRAM, FEMC, SDMMC, and 10/100/1000M Ethernet communication interfaces. It supports Digital Camera Interface (DVP), TFT-LCD graphical interface, JPEG hardware codec and GPU. The chip features a high-performance cryptographic hardware acceleration engine, supporting AES/TDES, SHA algorithms, TRNG true random number generator, and CRC8/16/32. It supports up to 126 GPIOs, with package types including LQFP144, LQFP176, and UFBGA176+25.

Key Features

- **Core CPU**
 - 32-bit ARM Cortex-M7 core with double-precision floating point unit, supporting DSP instructions and MPU
 - Built-in 32KB instruction cache and 32KB data cache with ECC
 - Maximum frequency of 600MHz, 1284 DMIPS
- **Encrypted Memory**
 - 2M/4M Byte on-chip Flash, supporting encrypted storage with automatic program decryption during execution
 - 1504KB built-in SRAM with ECC verification
 - 1024KB TCM SRAM, configurable as D-TCM, I-TCM, or SRAM
 - 480KB on-chip SRAM
- **Operating Models**
 - Run mode
 - SLEEP mode: AXI enabled, AHB enabled
 - Stop0 mode: SRAM, TCM, RTC, LSE, IWDG enabled
 - Stop2 mode: Flash in standby mode, SRAM, TCM, RTC, LSE, IWDG, Backup SRAM, backup registers enabled, I/O maintained
 - Standby mode: Backup SRAM, RTC, IWDG, LSE, backup registers enabled, SRAM, TCM closed
 - VBAT mode: Backup SRAM, RTC, LSE, backup registers enabled
- **Clock**
 - 4MHz~48MHz external high-speed crystal
 - 4MHz~50MHz external clock input
 - 32.768KHz external low-speed crystal
 - Three built-in high-speed PLLs
 - Built-in MSI clock, supporting configurable frequencies of 31.25K/62.5K/125K/250K/500K/1M/2M/4M/8M/16MHz
 - Internal high-speed RC 64MHz

- Internal low-speed RC 32KHz
- **Reset**
 - Supports power-on/power-down/external pin reset
 - Supports watchdog reset and software system reset
 - Supports programmable voltage detection
- **High-Speed Communication Interfaces**
 - 7 USART interfaces/6 UART interfaces, supporting ISO7816, IrDA, LIN
 - 2 LPUART interfaces
 - 6 SPI interfaces, supporting master/slave modes, rates up to 50 MHz
 - 8 I2C interfaces, rates up to 3.4 MHz, configurable master/slave modes, supporting dual address response in slave mode
 - 1 USBHS Dual Role interface with built-in high-speed PHY
 - 1 USBFS Dual Role interface
 - 8 CAN-FD bus interfaces
 - 2 Ethernet MAC interfaces: ETH1 supports 10M/100M/1000M communication rates, ETH2 supports 10M/100M rates, both supporting IEEE 1588 time synchronization protocol
- **High-Performance Analog Interfaces**
 - 3 12-bit 5Msps ADCs, supporting 12-bit, 10-bit resolution, hardware oversampling up to 16-bit, supporting up to 55 external single-ended input channels, 5 internal single-ended input channels, supporting single-ended and differential modes
 - 4 high-speed analog comparators
 - 6 12-bit DACs, including 2 1Msps DACs supporting output with/without buffer externally, internal output only supports mode without buffer; simultaneous internal/external output requires buffer; 4 additional DACs support only one internal output channel at 15Msps sample rate, supporting internal output without buffer
 - 2 MCO outputs, configurable to output SYSCLK, HSE, MSI, LSE, LSI, HSI64, or PLL clock division
 - Supports 1 reference voltage VREFBUF (configurable to 1.5V/1.8V/2.048V/2.5V)
 - 1 temperature sensor
- **Audio Interfaces**
 - 4 I2S interfaces, supporting master/slave modes, audio sampling frequency 8KHz~192KHz
 - 8 PDM digital microphone interfaces built into DSMU
- **Memory Expansion Interfaces**
 - 1 FEMC (Flexible External Memory Controller) interface, 100 MHz bus rate, SRAM/PSRAM/Nor Flash supporting 16/32-bit data width configuration, NAND Flash supporting 8/16-bit data width configuration
 - 1 xSPI interface, supporting 1/2/4/8-bit data width, master/slave configuration, rates up to 133 MHz, usable for external SRAM, PSRAM, and Flash, supporting XIP
 - 1 SDRAM interface, rates up to 133 MHz
 - 2 SDMMC interfaces, supporting SD/SDIO 3.0, eMMC 4.51 format, rates up to 104MHz
- **Image Processing Interfaces**
 - 2 Digital Camera Interfaces (DVP), supporting 8/10/12/16-bit, rates up to 110MHz
 - 1 TFT-LCD display interface, supporting up to 24-bit parallel digital RGB LCD, providing all signal interfaces for direct connection to various LCD and TFT panels, resolution up to 1920x1080
 - Built-in 2.5D graphics processor, supporting image scaling, rotation, mixing, anti-aliasing, texture mapping, etc.
 - Hardware JPEG codec


- Maximum 126 GPIOs, low-speed GPIOs support 5V tolerance (under VDD = 3.3V ±10% conditions)
- Motor Control Cordic Accelerator, supporting trigonometric and hyperbolic functions acceleration, supporting floating-point input and output
- Delta Sigma Module Unit (DSMU)
- Built-in filtering algorithm accelerator FMAC, supporting FIR, IIR filtering
- 3 high-speed DMA controllers, each supporting 8 channels, 1 MDMA supporting 16 channels, freely configurable channel source and destination addresses
- RTC real-time clock, supporting leap year perpetual calendar, alarm events, periodic wake-up, supporting internal and external clock calibration
- Timer Counters
 - 2 16-bit super high-precision timer counters (SHRTIM1/SHRTIM2), highest control precision 100ps, each super high-precision timer has 1 master timer and 6 16-bit slave timer units. Each timer unit has 2 independent channels, supporting 12 independent PWM outputs or 6 pairs of complementary PWM outputs
 - 4 16-bit advanced timer counters, supporting input capture, complementary output, quadrature encoder input, etc., highest control precision 3.3ns; each timer has 6 independent channels, 4 of which support 4 pairs of complementary PWM outputs
 - 10 16-bit general timers (GTIMA13), each timer with 4 independent channels, supporting input capture, output compare, PWM generation
 - 4 32-bit basic timer counters (BTIM1~4)
 - 5 16-bit low-power timers (LPTIM1~5), operational in Stop2 mode
 - 1x 24-bit SysTick, 1x 14-bit window watchdog (WWDG), 1x 12-bit independent watchdog (IWDG)
- Programming Methods
 - Supports SWD/JTAG online debugging interface
 - Supports USB, UART Bootloader
- Security Features
 - FLASH has up to 4 encryption partitions, supporting storage encryption
 - Supports write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
 - Built-in password algorithm hardware acceleration engine, supporting AES/TDES, SHA, SM4 algorithms
 - TRNG true random number generator, CRC8/16/32 operations
 - Supports secure boot, encrypted program download, secure update, supports external high-speed and low-speed clock failure detection
 - Supports tamper detection
- OTP supports 128-bit UCID
- Operating Conditions
 - Operating voltage range: 2.3V~3.6V
 - Chip junction temperature range: -40°C to 125°C
- Certification
 - USB IF
 - IEC61508 SIL2
- Package

- LQFP144(20mm x 20mm)
- LQFP176(24mm x 24mm)
- TFBGA176+25(10mm x 10mm)

● Ordering Models

Series	Model
N32H765xxx7	N32H765ZKL7, N32H765ZIL7, N32H765IKL7, N32H765IIL7, N32H765IKB7, N32H765IIB7

1 Naming Convention



2 Product Model Resource Configuration

Table 0-1 N32H765 Series Resource Configuration

Device Model		N32H7 65 ZKL7	N32H765 ZIL7	N32H765 IKL7	N32H765 IIL7	N32H765 IKB7	N32H765 IIB7		
Flash (KB)		4096	2048	4096	2048	4096	2048		
SRAM (KB)	TCM	1024							
	System RAM	480							
	Backup RAM	4							
Core	M7	600MHz							
Operating Voltage		2.3V~3.6V							
DCDC(step-down)		Yes							
Coprocessors	Cordic	Yes							
	DSMU	Yes							
	FMAC	Yes							
Timers	SHRTIM	2							
	ADTIM	4							
	GPTIM	10							
	BSTIM	4							
	LPTIM	5							
	SysTick timer	1							
	WWDG	1*14bit							
	IWDG	1*12bit							
	RTC	Yes							
Communication Interfaces	SPI/I2S	6/4							
	I2C	8							
	USART	5		7					
	UART	5		6					
	LPUART	2							
	USBHS Dual Role	1							
	USBFS Dual Role	1							
	CAN FD	7		8					
	10/100M ETH	1							
	10/100/1000 M ETH	-		1					
ExpandedStorage	SDRAM	-		Yes					
	xSPI	1							
	FEMC	Yes							
	SDMMC	2							
Analog	12bit ADC	3							
	12bit DAC Number of channels	2+4 ⁽¹⁾ 2 External channels							


	Comparator	4			
	VREFBUF	Yes			
Imaging	LCDC	Yes			
	GPU	Yes			
	JPEG	Yes			
	DVP	1	2		
GPIO		97	117		
DMA Number of channels		3 24Channel			
MDMA Number of channels		1 16Channel			
Algorithm Support					
Security Protection					
Package		LQFP144	LQFP176		
		UFBGA176+25			

Note: 4 DACs only support internal connection and cannot output to GPIO.


3 Package

LQFP144 Package

LQFP144 Pin Distribution




LQFP144 Package Size




LQFP176 Package

LQFP176 Pin Distribution




LQFP176

LQFP176 Package Size




UFBGA176+25 Package

UFBGA176+25 Pin Distribution



UFBGA176+25 Package Size



4 Version History

Version	Date	Changes
V1.0.0	2025.4.21	First release

5 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, 'Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage. Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.