

# N32H762

# Product Brief

N32H762 series uses an ARM Cortex-M7 core, operating at frequencies up to 600MHz, supporting double-precision floating-point calculations and DSP instructions. It features (2/4MB) of on-chip FLASH, integrates up to 1504KB of SRAM (including 1024KB TCM SRAM and 480KB SRAM) + 4KB Backup SRAM. It integrates 3 12-bit 5Msps ADCs, 4 high-speed comparators, 6 12-bit DACs, multiple high-speed U(S)ARTs, I2C, xSPI, SPI, USBFS Dual Role, USBHS Dual Role, CAN-FD, SDRAM, FEMC, SDMMC, and 10/100/1000M Ethernet communication interfaces. It supports Digital Camera Interface (DVP), TFT-LCD graphical interface, JPEG hardware codec, and GPU. It has a built-in high-performance encryption algorithm hardware acceleration engine, supporting AES/TDES, SHA algorithms, TRNG true random number generator, and CRC8/16/32. It supports up to 166 GPIOs, with package types including LQFP176, UFBGA176+25, LQFP208, and TFBGA240+25 packages.

## Key Features

- **Core CPU**
  - 32-bit ARM Cortex-M7 core with double-precision floating-point unit, supporting DSP instructions and MPU
  - Built-in 32KB instruction cache and 32KB data cache with ECC
  - Maximum clock frequency of 600MHz, 1284 DMIPS
- **Encrypted Memory**
  - **2M/4M Byte on-chip Flash, supporting encrypted storage with automatic decryption during program execution**
  - **1504KB built-in SRAM with ECC verification**
    - **1024KB TCM SRAM, configurable as D-TCM, I-TCM, or SRAM**
    - **480KB on-chip SRAM**
- **Operating Modes**
  - Run mode
  - SLEEP mode: AXI enabled, AHB enabled
  - Stop0 mode: SRAM, TCM, RTC, LSE, IWDG enabled
  - Stop2 mode: Flash in standby mode; SRAM, TCM, RTC, LSE, IWDG, Backup SRAM, backup registers enabled; I/O state preserved
  - Standby mode: Backup SRAM, RTC, IWDG, LSE, backup registers enabled; SRAM, TCM disabled
  - VBAT mode: Backup SRAM, RTC, LSE, backup registers enabled
- **Clock System**
  - 4MHz~48MHz external high-speed crystal
  - 4MHz~50MHz external clock input
  - 32.768KHz external low-speed crystal
  - Built-in 3 high-speed PLLs

- Built-in MSI clock, supporting configurable frequencies: 31.25K/62.5K/125K/250K/500K/1M/2M/4M/8M/16MHz
- Internal high-speed RC 64MHz
- Internal low-speed RC 32KHz
- **Reset**
  - Power-on/power-down/external pin reset support
  - Watchdog reset and software system reset support
  - Programmable voltage detection
- **High-Speed Communication Interfaces**
  - 8 USART interfaces/7 UART interfaces, supporting ISO7816, IrDA, LIN
  - 2 LPUART interfaces
  - 7 SPI interfaces, supporting master/slave modes, up to 50 MHz
  - 10 I2C interfaces, up to 3.4 MHz, configurable master/slave modes, dual address response in slave mode
  - 1 USBHS Dual Role interface with built-in high-speed PHY
  - 1 USBFS Dual Role interface
  - 4 CAN-FD bus interfaces
  - 2 Ethernet MAC interfaces: ETH1 supports 10M/100M/1000M communication rates, ETH2 supports 10M/100M rates, both support IEEE 1588 time synchronization protocol
- **High-Performance Analog Interfaces**
  - 3 12-bit 5Msps ADCs, supporting 12-bit, 10-bit resolution, hardware oversampling up to 16-bit, up to 55 external single-ended input channels, 5 internal single-ended input channels, supporting single-ended mode and differential mode
  - 4 high-speed analog comparators
  - 6 12-bit DACs: 2 1Msps DACs support buffered and unbuffered external output, internal output only supports unbuffered mode; simultaneous internal and external output requires buffer; 4 additional DACs support only internal chip output with 15Msps sampling rate, unbuffered output
  - 2 MCO outputs, configurable to output SYSCLK, HSE, MSI, LSE, LSI, HSI64, or PLL clock division
  - Support for 1 reference voltage VREFBUF (configurable to 1.5V/1.8V/2.048V/2.5V)
  - 1 temperature sensor
- **Audio Interfaces**
  - 4 I2S interfaces, supporting master/slave modes, audio sampling frequencies from 8KHz to 192KHz
  - 8 PDM digital microphone interfaces built into the DSMU
- 1 **Memory Expansion Interfaces**
  - 1 FEMC (Flexible External Memory Controller) interface, 100 MHz bus rate, SRAM/PSRAM/NOR Flash supporting configurable 16/32-bit data width, NAND Flash supporting configurable 8/16-bit data width
  - 1 xSPI interface, supporting 1/2/4/8-bit data width, master/slave configurable, up to 133 MHz, usable for external SRAM, PSRAM, and Flash expansion, supporting XIP

- 1 SDRAM interface, up to 133 MHz
- 2 SDMMC interfaces, supporting SD/SDIO 3.0, eMMC 4.51 format, up to 104MHz

- **Image Processing Interfaces**

- 2 digital camera interfaces (DVP), supporting 8/10/12/16-bit, up to 110MHz
- 1 TFT-LCD display interface, supporting up to 24-bit parallel digital RGB LCD with all signal interfaces, direct connection to various LCD and TFT panels, resolution up to 1920x1080
- Built-in 2.5D graphics processor, supporting image scaling, rotation, mixing, anti-aliasing, texture mapping, etc.
- Hardware JPEG encoder/decoder

- **GPIO and Control Features**

- Maximum support for 166 GPIOs, low-speed GPIOs supporting 5V voltage tolerance (under VDD = 3.3V ±10% condition)
- Motor control Cordic accelerator, supporting trigonometric and hyperbolic functions acceleration, supporting floating-point input and output
- Delta Sigma Module Unit (DSMU)
- Built-in filtering algorithm accelerator FMAC, supporting FIR, IIR filtering
- 3 high-speed DMA controllers, each supporting 8 channels, 1 MDMA supporting 16 channels, freely configurable channel source and destination addresses

- **Real-Time Clock and Timers**

- **RTC real-time clock, supporting leap year perpetual calendar, alarm events, periodic wakeup, internal/external clock calibration**
- **Timer counters:**
- **2 16-bit ultra-high precision timer counters (SHRTIM1/SHRTIM2), highest control precision 100ps, each with 1 master timer and 6 16-bit slave timer units. Each timer unit has 2 independent channels, supporting 12 independent PWM outputs or 6 pairs of complementary PWM outputs**
- **4 16-bit advanced timer counters, supporting input capture, complementary output, quadrature encoding input, etc., highest control precision 3.3ns; each timer has 6 independent channels, 4 of which support 4 pairs of complementary PWM output**
- **10 16-bit general-purpose timers (GTIMA13), each with 4 independent channels, supporting input capture, output compare, PWM generation**
- **4 32-bit basic timer counters (BTIM1~4)**
- **5 16-bit low-power timers (LPTIM1~5), operational in Stop2 mode**
- **1x 24-bit SysTick, 1x 14-bit window watchdog (WWDG), 1x 12-bit independent watchdog (IWDG)**

- **Programming Methods**


- **Support for SWD/JTAG online debugging interfaces**
- **Support for USB, UART Bootloader**

- **Security Features**

- FLASH has up to 4 encryption partitions, supporting storage encryption
  - Support for write protection (WRP), multiple read protection (RDP) levels (L0/L1/L2)
  - Built-in cryptographic algorithm hardware acceleration engine, supporting AES/TDES, SHA, SM4 algorithms
  - TRNG true random number generator, CRC8/16/32 calculation
  - Support for secure boot, encrypted program download, secure update, external high-speed and low-speed clock failure detection
  - Support for tamper detection
- **128-bit UCID supported in OTP 工作条件**
  - **Operating Conditions**
    - Operating voltage range: 2.3V~3.6V
    - Chip junction temperature range: -40°C to 125°C
  - **Certification**
    - USB IF
    - IEC61508 SIL2
  - **Packages**
    - LQFP176(24mm x 24mm)
    - UFBGA176+25(10mm x 10mm)
    - LQFP208(28mm x 28mm)
    - TFBGA240+25(14mm x 14mm)
  - **Ordering Models**

Series	Model
N32H762xxx7	N32H762IKL7, N32H762IIL7, N32H762IKB7, N32H762IIB7, N32H762BKL7, N32H762BIL7, N32H762XKB7, N32H762XIB7

## Naming Convention



## Product Model Resource Configuration

Table 0-1 N32H762 Series Resource Configuration

DeviceModel		N32H762 IKL7	N32H762 IIL7	N32H762 IKB7	N32H762 IIB7	N32H762 BKL7	N32H762 BIL7	N32H762 XKB7	N32H762 XIB7
Flash (KB)		4096	2048	4096	2048	4096	2048	4096	2048
SRAM (KB)	TCM			1024					
	System RAM			480					
	Backup RAM			4					
Core	M7			600MHz					
Operating Voltage				2.3V~3.6V					
Coprocessors	Cordic			Yes					
	DSMU			Yes					
	FMAC			Yes					
Timers	SHRTIM			2					
	ADTIM			4					
	GPTIM			10					
	BSTIM			4					
	LPTIM			5					
	SysTick timer			1					
	WWDG			1*14bit					
	IWDG			1*12bit					
	RTC			Yes					
Communication Interfaces	SPI/I2S			7/4					
	I2C			10					
	USART	7				8			
	UART			7					
	LPUART			2					
	USBHS Dual Role			1					
	USBFS Dual Role			1					
	CAN FD			4					
	10/100M ETH			1					
	10/100/10 00M ETH			1					
Expanded Storage	SDRAM			Yes					
	xSPI			1					
	FEMC			Yes					
	SDMMC			2					
Analog	12bit ADC			3					
	12bit DAC			2+4 <sup>(1)</sup> 2 External channels					


	Number of channels					
	比较器	4				
	VREFBU F	Yes				
Imaging	LCDC	Yes				
	GPU	Yes				
	JPEG	Yes				
	DVP	2				
GPIO		138	166			
DMA Number of channels		3	24 Channel			
MDMA Number of channels		1	16 Channel			
Algorithm Support	DES/3DES, AES, SHA1/SHA224/SHA256, CRC8/16/CRC32					
Security Protection	Read/write protection (RDP/WRP), storage encryption, secure boot					
Package	LQFP176	UFBGA176+25	LQFP208	TFBGA240+25		

*Note: 4 DACs only support internal connection and cannot output to GPIO*


## Package Information

# LQFP176 Package

# LQFP176 Pin Distribution




## LQFP176 Package Size



**UFBGA176+25 Package****UFBGA176+25 Pin Distribution**


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	PE3	PE2	PE1	PE0	PB8	PB5	PG14	PG13	PB4	PB3	PD7	PC12	PA15	PA14	PA13
B	PE4	PE5	PE6	PB9	PB7	PB6	PG15	PG12	PG11	PG10	PD6	PD0	PC11	PC10	USB1_DP
C	VBAT	PI7	PI6	PI5	VDD	NC	VDD	VDD	VDD	PG9	PD5	PDI	PI3	PI2	USB1_DM
D	PC13	PI8	PI9	NC	VSS	BOOT0	VSS	VSS	VSS	PD4	PD3	PD2	PH15	PII	PA10
E	PC14-OSC3_2_IN	PF0	PI10	PI11								PHI3	PHI4	PI0	PA9
F	PC15-OSC3_2_OUT_T	VSS	VDD	PH2		VSS	VSS	VSS	VSS			VSS	VCAP	PC9	PA8
G	PH0-OSC_IN	VSS	VDD	PH3		VSS	VSS	VSS	VSS			VSS	VDD	PC8	PC7
H	PH1-OSC_OUT	PF2	PF1	PH4		VSS	VSS	VSS	VSS			VSS	VDD3_3_US_B	PG8	PC6
J	NRST	PF3	PF4	PH5		VSS	VSS	VSS	VSS			VDD	VDD	PG7	PG6
K	PF7	PF6	PF5	VDD		VSS	VSS	VSS	VSS			PHI2	PG5	PG4	PG3
L	PF10	PF9	PF8	VSS								PHI11	PHI10	PD15	PG2
M	VSSA	PC0	PC1	PC2_C	PC3_C	PB2	PG1	VSS	VSS	VCAP	PH6	PH8	PH9	PD14	PD13
N	VREF-	PA1	PA0	PA4	PC4	PF13	PG0	VDD	VDD	VDD	PE13	PH7	PD12	PD11	PD10
P	VREF+	PA2	PA6	PA5	PC5	PF12	PF15	PE8	PE9	PE11	PE14	PB12	PB13	PD9	PD8
R	VDDA	PA3	PA7	PBI	PB0	PF11	PF14	PE7	PE10	PE12	PE15	PB10	PB11	PB14	PB15

## UFBGA176+25 Package Size




# LQFP208 Package

## LQFP208 Pin Distribution




## LQFP208 Package Size




**TFBGA240+25 Package****TFBGA240+25 Pin Distribution**

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----



## TFBGA240+25 Package Size



## Version History

Version	Date	Changes
V1.0.0	2025.4.17	First release

## Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide. The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only. NSING reserves the right to make changes, corrections, enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders. Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product. NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, 'Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to support sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage. Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.