

# N32G052xx

# **Product Brief**

N32G052 series based on Arm® Cortex®-M0, run up to 64MHz, up to 128KB embedded Flash, 8KB data Flash, 16KB SRAM, integrated analog interface, 1x12bit 1Msps ADC, 4x Comparator, 1x8/12bit 1Msps DAC, integrated multi-channel UART, I2C, SPI, CAN and other digital communication interfaces, Segment LCD Driver Interface, built-in password algorithm hardware acceleration engine.

# 1 Key features

#### Core

- A 32-bit general-purpose microcontroller based on the Arm® Cortex®-M0 core, Single-cycle hardware multiply instruction
- Run up to 64MHz

### **Encrypted memory**

- Up to 128KByte embedded Flash memory, 8KByte embedded Data Flash memory, supports encrypted storage, supports hardware ECC verification, data 100,000 cycling and 10 years of data retention
- SRAM of 16KB, STOP modes can be configured as retention, supporting hardware parity

### Low-power management

- Run mode: all peripherals configurable
- SLEEP mode: all peripherals configurable
- STOP mode: TIM6, IWDG, RTC configurable operation, 16KByte SRAM retention, CPU register retention, all IO retention
- Power Down mode: support NRST, PA0\_WKUP0, PA2\_WKUP1 wakeup

#### Clock

- HSE: 8MHz~16MHz external high-speed crystal
- HSI: Internal high-speed RC OSC 8MHz
- HSI 24MHz: Internal high-speed RC OSC 24MHz, available only as an ADC sample clock source option
- LSI: Internal low-speed RC OSC 32KHz
- Built-in high-speed PLL
- MCO: Support 1-way clock output, configurable SYSCLK, HSI, HSE, LSI, and PLL clock output that can be divided.

#### Reset

- Support power-on/power-off/external pin reset
- Supports programmable low voltage detection reset(LVR)
- Support watchdog reset, Support software reset

#### **Communication interface**

5xUART, Supports asynchronous mode, multiprocessor communication mode, single-wire half-duplex mode

Tel: +65 69268090



- 3xSPI, up to 16 MHz
- 2xI2C, up to 1 MHz, configurable master/slave mode
- 1xCAN 2.0A/B bus interface, up to 1Mbps
- 1xDMA, 5-channel, channel source address and destination address can be arbitrarily configurable
- 1x RTC real-time clock, support leap year perpetual calendar, alarm event, periodic wake up, support internal and external clock calibration
- Segment LCD display driver, support up to 256 segments (8x32) or 144 segments (4x36) or 111 segments (3x37)

#### Analog interface

- 1x12bit 1Msps ADC, up to 15 external single-ended input channels
- 4xCOMP (Comparator has an internal independent 6bit DAC)
- 1x 12bit DAC, sampling rate 1Msps
- Internal 1.2V independent reference voltage reference source
- Internal integrated low voltage check unit

### • Up to 61 GPIOs

1xBeeper, 16mA output drive capacity

#### Timer counter

- 1x16-bit advanced timer counters, support input capture, complementary output, orthogonal encoding input, each timer support 5 independent channels. 4 channels support 8 complementary PWM outputs
- 4x16-bit general purpose timer counters, 4 independent channels, supports input capture/output compare/PWM output
- 1x16-bit basic timer counters, supports STOP wake-up low-power mode.
- 1x24-bit SysTick
- 1x14-bit Window Watchdog (WWDG)
- 1x12-bit Independent watchdog (IWDG)

### Programming mode

- Support SWD online debugging interface
- Support UART Bootloader

#### Security features

- CRC16 calculation
- Flash storage encryption, multi-user partition management (MMU)
- Support write protection(WRP), multiple read protection(RDP) levels (L0/L1/L2)
- Support external clock failure detection, tamper detection

#### 96-bit UID and 128-bit UCID

#### Working conditions

Operating voltage Range: 2.0V~5.5V





Operating Temperature Range: -40°C~105°C

### Package

- LQFP64(14mm x14mm, 0.8mm pitch)
- LQFP64(10mm x10mm, 0.8mm pitch)
- LQFP64(7mm x7mm, 0.4mm pitch)
- LQFP48(7mm x7mm, 0.5mm pitch)
- LQFP44(10mm x10mm,0.8mm pitch,pinouts 1)
- LQFP44(10mm x10mm,0.8mm pitch,pinouts 2)
  - QFN32(5mm x5mm, 0.5mm pitch)



# 2 Ordering Information




Table 0-1 N32G052 series ordering code information

Order Code <sup>(1)</sup>	Package	Package Size	Packaging <sup>(2)</sup>	SPQ <sup>(3)</sup>	temperature range
N32G052RBL7	LQFP64	14*14mm	Tray	90	-40°C~105°C
N32G052RBL7B	LQFP64	10*10mm	Tray	160	-40°C~105°C
N32G052RBL7C	LQFP64	7*7mm	Tray	250	-40°C~105°C
N32G052CBL7	LQFP48	7*7mm	Tray	250	-40°C~105°C
N32G052SBL7	LQFP44	10*10mm	Tray	160	-40°C~105°C
N32G052SBL7A	LQFP44	10*10mm	Tray	160	-40°C~105°C
N32G052KBQ7	QFN32	5*5mm	Tray	490	-40°C~105°C
			Reel	2500	

- 1. For the latest detailed ordering information, please refer to the selection manual.
- 2. This packaging is the basic packaging. If you have any other requirements, please contact National Technology
- 3. Minimum packaging quantity

Singapore 117674 Tel: +65 69268090



# 3 Product Model Resource Configuration

Table 0-1 N32G052 series resource configuration

Part 1	Number	N32G052RBL7	N32G052RBL7B	N32G052RBL7C	N32G052CBL7	N32G052KBQ7
Flash	(KB)	128	128	128	128	128
DATA	flash(KB)	8	8	8	8	8
SRAM	(KB)	16	16	16	16	16
CPU f	requency	ARM Cortex-M0 @64MHz				
	orking conment	2.0~5.5V/-40~105°C	2.0~5.5V/-40~105°C	2.0~5.5V/-40~105°C	2.0~5.5V/-40~105°C	2.0~5.5V/-40~105°C
	Advanced	1	1	1	1	1
Ę.	General	4	4	4	4	4
Timer	Basic	1	1	1	1	1
	Beeper	1	1	1	1	1
Ĕ.	SPI	3	3	3	3	3
Communication interface	I2C	2	2	2	2	2
	UART	5	5	5	5	5
	CAN	1	1	1	1	1
G	PIO	61	61	61	45	29
D	MA	1x 5 Channel				
R	RTC	1	1	1	1	1
12bi	it ADC	1x 15Channel	1x 15Channel	1x 15Channel	1x 12Channel	1x 8Channel
12bi	t DAC	1x 1Channel				
CO	OMP	4	4	4	4	3
Segm	ent LCD	8x32/4x36/ 3*37	8x32/4x36/ 3*37	8x32/4x36/ 3*37	8x22/4x26/ 3*27	4*11/2*13
Algorith	ım support	CRC16	CRC16	CRC16	CRC16	CRC16
Security	protection	Read/write protection (RDP/WRP)				
Pac	ckage	LQFP64(14*14mm, 0.8mm pitch)	LQFP64(10*10mm, 0.8mm pitch)	LQFP64(7*7mm, 0.4mm pitch)	LQFP48(7*7mm, 0.5mm pitch)	QFN32(5x5mm, 0.5mm pitch)

Part Number		N32G052SBL7	N32G052SBL7A	
Flash (KB)		128	128	
DATA flash(KB)		8	8	
SRAM (KB)		16	16	
CPU frequency		ARM Cortex-M0 @64MHz	ARM Cortex-M0 @64MHz	
Working environment		2.0~5.5V/-40~105°C	2.0~5.5V/-40~105°C	
	Advanced	1	1	
Timer	General	4	4	
	Basic	1	1	





	Beeper	1	1
Communication interface	SPI	3	3
	I2C	2	2
	UART	5	5
Col	CAN	1	1
GPIO		41	41
DMA		1x 5 Channel 1x 5 Channel	
RTC		1 1	
12bit ADC		1x 15Channel	1x 15Channel
12bit DAC		1x 1Channel	1x 1Channel
COMP		4	4
Segment LCD		3*27	3*27
Algorithm support		CRC16	CRC16
Security protection		read/write protection (RDP/WRP)	read/write protection (RDP/WRP)
Package		LQFP44(10*10mm, 0.8mm pitch, pinouts 1)	LQFP44(10*10mm, 0.8mm pitch, pinouts 2)




# 4 Package

### 4.1 LQFP64


## LQFP64 pinouts

N32G052RBL7/ N32G052RBL7B/ N32G052RBL7C pin ordering is the same.






## LQFP64 (14x14mm) Package Size






# LQFP64 (10x10mm) Package Size






# LQFP64 (7x7mm) Package Size





### 4. 2 LQFP48


### LQFP48 pinouts



1. 36pin is a combination IO, which is a combination of PA11 and PC15; Only one IO can be used simultaneously, and other IOs on the same pin must be configured in analog mode to avoid affecting the IO being used.



# LQFP48 (7x7mm) Package Size




Email: sales@nsing.com.sg



### 4. 3 LQFP44

### LQFP44 pinouts 1




1. 2pin, 3pin, 25pin, 27pin, 28pin, 29pin, 31pin, 38pin, 42pin, and 43pin are combined IO, where the 2pin is a combination of PA12 and PA13, where the 3pin is a combination of NRST and PA14 (PA14 is only used for debugging and is not recommended for production design), where the 25pin is a combination of PB5 and PB6, where the 27pin is a combination of PB9 and PB10, where the 28pin is a combination of PB11, PC9, and PC10, where the 29pin is a combination of PC7 and PD10, where the 31pin is a combination of PC1 and PC13, where



the 38pin is a combination of PA5 and PB13, where the 42pin is a combination of PA10 and PD13, and the 43pin is a combination of PA8 and PA9; Only one IO can be used simultaneously, and other IOs on the same pin must be configured in analog mode to avoid affecting the IO being used.

### LQFP44 pinouts 2




1. 2pin, 6pin, 25pin, 27pin, 28pin, 29pin, 31pin, 38pin, 42pin, and 43pin are combined IO, where the 2pin is a combination of PA12 and PA13, where the 6pin is a combination of PD1 and PA14, where the 25pin is a combination of PB5 and PB6, where the 27pin is a combination of PB9 and PB10, where the 28pin is a



combination of PB11, PC9, and PC10, where the 29pin is a combination of PC7 and PD10, where the 31pin is a combination of PC1 and PC13, where the 38pin is a combination of PA5 and PB13, where the 42pin is a combination of PA10 and PD13, and the 43pin is a combination of PA8 and PA9; Only one IO can be used simultaneously, and other IOs on the same pin must be configured in analog mode to avoid affecting the IO being used.

### LQFP44 (10x10mm) Package Size


N32G052SBL7/ N32G052SBL7A package size is consistent





### 4.4 QFN32


### QFN32 pinouts



2. pin-2, pin-13 and pin-20 are combination IOs, where pin-2 is a combination of PA11 and PC15, where pin-13 is a combination of PA4 and PA6, and where pin-20 is a combination of PB8 and PC10; Only one of the IOs can be used at the same time, and other IOs on the same pin must be configured in analogue mode, so as not to affect the IOs being used. IOs in use.



# QFN32 (5x5mm) Package Size





# 5 Version History

Version	Date	Changes
2024.7.18	V1.0.0	Initial version
		1. Two new packaging models for LQFP44 have been added
2024.11.8	V1.1.0	2. Delete all power off descriptions in PD mode
		3. Change name rule to ordering information



### 6 Disclaimer

This document is the exclusive property of NSING TECHNOLOGIES PTE. LTD. (Hereinafter referred to as NSING). This document, and the product of NSING described herein (Hereinafter referred to as the Product) are owned by NSING under the laws and treaties of Republic of Singapore and other applicable jurisdictions worldwide.

The intellectual properties of the product belong to Nations Technologies Inc. and Nations Technologies Inc. does not grant any third party any license under its patents, copyrights, trademarks, or other intellectual property rights. Names and brands of third party may be mentioned or referred thereto (if any) for identification purposes only.

NSING reserves the right to make changes, corrections. enhancements, modifications, and improvements to this document at any time without notice. Please contact NSING and obtain the latest version of this document before placing orders.

Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes no responsibility for the accuracy and reliability of this document. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. In no event shall NATIONS be liable for any direct, indirect, incidental, special, exemplary, or consequential damages arising in any way out of the use of this document or the Product.

NATIONS Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, Insecure Usage'. Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, all types of safety devices, and other applications intended to supporter sustain life. All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATIONS harmless from and against all claims, costs, damages, and other liabilities, arising from or related to any customer's Insecure Usage Any express or implied warranty with regard to this document or the Product, including, but not limited to. The warranties of merchantability, fitness for a particular purpose and non-infringement are disclaimed to the fullest extent permitted by law. Unless otherwise explicitly permitted by NATIONS, anyone may not use, duplicate, modify, transcribe or otherwise distribute this document for any purposes, in whole or in part.